A leading technology company is seeking a DDR Silicon Validation Engineer in San Francisco. This role involves hands-on validation and characterization of advanced memory interfaces in cutting-edge SoCs. The ideal candidate will have strong debugging skills, knowledge of signal and power integrity, and extensive experience with electrical testing and automation using scripting languages. A comprehensive benefits package and significant growth opportunities are also included.#J-18808-Ljbffr