Job Details

Physical Design and Verification Engineer

  2025-11-18     Neuralink     Fremont,CA  
Description:

Team Description:

The Brain Interfaces Soc Department delivers chip architecture and silicon implementation of neural recording and stimulation system-on-chip (SoC) for high-bandwidth brain-machine interface applications. We have crafted a team of exceptional engineers whose mission is to push the frontiers of what is possible today and define the future.

Job Responsibilities and Description:

The Physical Design and Verification Engineer will be responsible for leading the team efforts on the functional verification of neural recording and stimulation SoCs, which include low-power processors, digital signal processing, hardware accelerators, and analog/mixed-signal IPs. The ideal candidates are people who get excited about building things, are highly analytical, and enjoy tackling new problems regularly.

Required Qualifications:

  1. Bachelor of Science (B.S.) degree in computer science or a related field, or equivalent experience
  2. Minimum 3 years of experience in digital ASIC verification
  3. Excellence in SystemVerilog
  4. Experience in developing automation flow and scripts such as Python, Perl, Makefile, Tcl and UNIX shell
  5. Experience with code coverage and regression setup

Preferred Qualifications:

  1. Experience working on complex digital systems from architecture, microarchitecture, RTL, verification and physical design using industry standard tools
  2. Experience building test benches, testing, and debugging for a complex system-on-chip
  3. Experience in formal verification
  4. Functional modeling experience and logic verification with SystemVerilog, SystemC/C++
  5. Experience with IEEE-1801 (UPF) based design simulation flows
  6. Experience with low power gate level simulations
  7. Exposure with low power formal verification flows
  8. Strong hands-on experience in verification methodologies such as UVM
  9. Knowledge of ARM/RISC-V processor, AMBA bus
  10. Knowledge of power aware verification
  11. Experience with FPGA/emulation
  12. Experience with lab system bring up, writing diagnostic, and lab debugging
  13. Experience with build tools such as CMake and Bazel
#J-18808-Ljbffr


Apply for this Job

Please use the APPLY HERE link below to view additional details and application instructions.

Apply Here

Back to Search